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(57) ABSTRACT 
The present invention describes systems and methods to for 
providing stable and programmable voltage and current ref-
erence devices. An exemplary embodiment of the present 
invention provides a voltage reference device having a first 
floating-gate transistor with a first source, a first drain, and a 
first gate. The first gate is provided coupled to a first program-
ming capacitor and a first input capacitor. Furthermore, the 
voltage reference device includes a second floating-gate tran-
sistor having a second source, a second drain, and a second 
gate. The second gate is provided coupled to a second pro-
gramming capacitor and a second input capacitor. Addition-
ally, the charge difference between the first floating-gate tran-
sistor and the second floating-gate transistor is a reference 
voltage. 
18 Claims, 20 Drawing Sheets 
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1 
SYSTEMS AND METHODS OF PROVIDING 
PROGRAMMABLE VOLTAGE AND 
CURRENT REFERENCE DEVICES 
CROSS REFERENCE TO RELATED 
APPLICATION 
This application is a continuation of U.S. patent applica-
tion Ser. No. 12/108,196, filed 23 Apr. 2008, which is iden-
tified by the title "Floating-Gate Based Programmable 
CMOS Reference," which claims the benefit of U.S. Provi-
sional Patent Application Ser. No. 60/913,362 filed 23 Apr. 
2007. The entire contents and substance of the above-cited 
documents are hereby incorporated by reference as if fully set 
forth below. 
FIELD OF THE INVENTION 
The present invention relates generally to systems and 
methods for providing voltage and current references, more 
particularly, to systems and methods for providing stable and 
programmable voltage and current reference devices. 
BACKGROUND OF THE INVENTION 
2 
programming capacitor and a first input capacitor. Further-
more, the voltage reference device includes a second floating-
gate transistor having a second source, a second drain, and a 
second gate. The second gate is provided coupled to a second 
programming capacitor and a second input capacitor. Addi-
tionally, the charge difference between the first floating-gate 
transistor and the second floating-gate transistor is a reference 
voltage. 
In addition to voltage and current reference devices, the 
10 present invention provides methods for programming a volt-
age reference device. An exemplary embodiment of a method 
for prograniming a voltage reference device involves insert-
ing charge into a first floating-gate transistor including a first 
source, a first drain, and a first gate, and the first gate is 
15 coupled to a first programming capacitor and a first input 
capacitor. Furthermore, the method for programming a volt-
age reference device involves inserting charge into a second 
floating-gate transistor including a second source, a second 
drain, and a second gate, and the second gate is coupled to a 
20 second programming capacitor and a second input capacitor. 
25 
Additionally, the method for programming a voltage refer-
ence device involves measuring a reference voltage by deter-
mining a charge difference between the first floating-gate 
transistor and the second floating-gate transistor. 
An ideal voltage reference is an electronic device that 
ideally produces a fixed voltage irrespective of the loading on 
the device, power supply variation and temperature. Voltage 
references are critical components in both analog and digital 
systems. The accuracy, temperature sensitivity and drift of 30 
references impact the performance of many circuit blocks 
such as analog-to-digital converters, digital-to-analog con-
verters and power management circuitry. The ever decreasing 
scale of transistors now requires lower reference voltages, 
such as below 1 volt. Additionally, these voltage references 35 
must have low temperature sensitivity and high initial accu-
These and other objects, features and advantages of the 
present invention will become more apparent upon reading 
the following specification in conjunction with the accompa-
nying drawing figures. 
BRIEF DESCRIPTION OF THE FIGURES 
FIG. 1 provides an illustration of a circuit representation of 
the voltage reference device 100 and a die photograph of the 
voltage reference device 100 provided in accordance with an 
exemplary embodiment of the present invention. 
FIG. 2A provides an illustration of the layout and circuit 
schematic of a pFET floating-gate transistor 205 in a standard 
digital CMOS process as used in an exemplary embodiment 
of the voltage reference device 100. 
racy. 
FIG. 2B shows the use of multiple floating-gate transistors 
205 in an exemplary embodiment as part of analog circuitry. 
FIG. 3A shows a conventional bootstrap voltage reference. 
FIG. 3B provides an illustration of an exemplary embodi-
ment of a voltage reference device 100 provided in accor-
45 dance with the present invention that is programmable. 
One of the most commonly used conventional voltages 
references in integrated circuits is the bandgap voltage refer-
ence. A bandgap-based reference uses analog circuits to add 40 
a multiple of the voltage difference between two bipolar 
junctions biased at different current densities to the voltage 
developed across a diode. The diode voltage has a negative 
temperature coefficient (i.e. it decreases with increasing tem-
perature), and the junction voltage difference has a positive 
temperature coefficient. When added in the proportion 
required to make these coefficients cancel out, the resultant 
constant value is a voltage equal to the bandgap voltage of the 
semiconductor. In silicon, the bandgap voltages is approxi-
mately 1.25V. Typically, the bandgap reference is designed to 
achieve a first order temperature cancellation that gives a zero 
temperature coefficient at a particular temperature. 
FIG. 3C illustrates the reference voltage of an exemplary 
embodiment of the voltage reference device 100 in accor-
dance with the present invention. 
FIG. 3D shows the complete circuit for the voltage refer-
50 ence device 100 in accordance an exemplary embodiment of 
the present invention. 
FIG. 4A provides a schematic of an exemplary embodi-
ment of the voltage reference device 100. Although sufficient for some applications, the conven-
tional bandgap voltage reference restricts the reference volt-
age to that of the energy bandgap of silicon (1.25V). There-
fore, the conventional bandgap voltage reference is 
insufficient for applications requiring a reference voltage 
below 1 volt ("sub-1 V"). 
BRIEF SUMMARY OF THE INVENTION 
The present invention describes systems and methods to 
provide providing stable and programmable voltage and cur-
rent reference devices. An exemplary embodiment of the 
present invention provides a voltage reference device having 
a first floating-gate transistor with a first source, a first drain, 
and a first gate. The first gate is provided coupled to a first 
FIG. 4B shows a plot of the programmed reference voltage 
55 as a function of the threshold voltage difference between 
transistors M2 and Ml of an exemplary embodiment of the 
voltage reference device 100 for voltages ranging from 50 
mVto 500mV. 
FIG. 4C an exemplary embodiment of the voltage refer-
60 ence device 100 with the reference voltage programmed in 
steps of 1 mV from a value of0.25V to 0.26\7, as well as the 
resulting typical errors (measured value-target value). 
FIG. 5 illustrates the output of an exemplary embodiment 
of the voltage reference device 100 being switched between 
65 program mode and run mode. 
FIG. 6 provides an illustration of the reference current of an 
exemplary embodiment of the voltage reference device 100. 
US 8,054,687 B2 
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FIG. 7A shows Vreffor an exemplary embodiment of the 
voltage reference device 100 held at 125° C. for a period of 
approximately 450 hrs with the voltage reference device 100 
powered to Vdd (=2.5V) and the rest of the programming 
circuitry disabled. 
FIG. 7B shows Vreffor an exemplary embodiment of the 
voltage reference device 100 held at 25° C. for a period of 
approximately 100 hrs. 
4 
ing a charge difference between the first floating-gate transis-
tor and the second floating-gate transistor. 
While the term "voltage reference device" is used herein to 
describe certain exemplary embodiments of the present 
invention, the present invention is also directed to current 
reference devices. One of the significant advantages provided 
by the voltage reference in accordance with the present inven-
tion is the ability to provide an accurate reference at voltages 
FIG. 8 shows low-frequency measurements of the refer-
ence voltage of an exemplary embodiment of the voltage 10 
reference device 100 versus power-supply voltage. 
below 1 volt ("sub-IV") with relatively low long-term drift 
and low temperature sensitivity. As voltage reference are 
critical components in both analog and digital systems, the 
accuracy, temperature sensitivity and drift of references 
impact the performance of many circuit blocks such as ana-
log-to-digital converters, digital-to-analog converters, and 
power management circuitry. With the recent trends in tran-
sistor scaling, the need for a sub-1 V reference with low tem-
FIGS. 9A and 9B show an exemplary embodiment of the 
voltage reference device 100. 
FIG. 9C shows an exemplary embodiment of the voltage 
15 
reference device 100 that provides an improved PSRR by 
adding cascade transistors to M3 and M4, which result in 
higher output resistances for these elements by a factor of the 
maximum gain of that transistor. 
perature sensitivity and high initial accuracy is growing. 
Many conventional bandgap voltage references have been 
implemented with Bipolar Junction Transistors ("BJT"s) and 
provide first-order temperature cancellation. These BJTs 
based voltage references, however, restrict the reference volt-
FIG. lOA shows experimental results for the temperature 20 
dependence of an exemplary embodiment of the voltage ref-
erence device 100. age to the energy bandgap of silicon, around 1.25 Volts, and 
therefore are unable to provide a sub-1 V reference. Other 
conventional voltage references have been implemented in 
FIG. lOB shows additional experimental results for the 
temperature dependence of an exemplary embodiment of the 
voltage reference device 100. 
DETAILED DESCRIPTION OF PREFERRED 
EMBODIMENTS 
The present invention addresses the deficiencies in the 
prior art concerning the inability of prior art device to provide 
25 attempt to provide a sub-1 V reference, but many of these 
references require post-fabrication modification and can only 
provide a reference at one voltage value. 
An exemplary embodiment of the voltage reference pro-
vided reference in accordance with the present invention 
30 relies upon the non-volatile memory of floating-gate transis-
tor as the source of the reference voltage. The floating-gate 
transistor enables an exemplary embodiment of the voltage 
reference to be programmable in relatively wide range of 
voltages. Furthermore, the use of a floating-gate transistor in 
a stable known voltage reference. Significantly, the present 
invention provides methods and apparatus for providing a 
stable programmable voltage reference. Additionally, a pro-
grammable voltage reference provided in accordance with the 
present invention is enabled to display a low temperature 
co-efficient and be suited for operation at a low supply volt-
age. Additionally, the present invention overcomes the draw-
backs of the conventional methods and systems in the prior art 
and provides systems and methods enabled to provide a com- 40 
pact programmable voltage-reference based on the charge 
difference between two floating-gate transistors. 
35 an exemplary embodiment of the voltage reference enables 
the reference to relatively insensitive to temperature of other 
environmental effects. An exemplary embodiment of the 
floating-gate transistor based voltage reference further results 
in a high initial accuracy for the reference. 
FIG. 1 provides an illustration of a circuit representation of 
the voltage reference device 100 and a die photograph of the 
voltage reference device 100 provided in accordance with an 
exemplary embodiment of the present invention. The die 
photograph of the voltage reference device 100 that provided 
An exemplary embodiment of the present invention pro-
vides a voltage reference device having a first floating-gate 
transistor with a first source, a first drain, and a first gate. The 
first gate is provided coupled to a first programming capacitor 
and a first input capacitor. Furthermore, the voltage reference 
device includes a second floating-gate transistor having a 
second source, a second drain, and a second gate. The second 
gate is provided coupled to a second programming capacitor 
and a second input capacitor. Additionally, the charge differ-
ence between the first floating-gate transistor and the second 
floating-gate transistor is a reference voltage. 
In addition to voltage reference devices, the present inven-
tion provides methods for programming a voltage reference 
device. An exemplary embodiment of a method for program-
ming a voltage reference device involves inserting charge into 
a first floating-gate transistor including a first source, a first 
drain, and a first gate, and the first gate is coupled to a first 
programming capacitor and a first input capacitor. Further-
more, the method for programming a voltage reference 
device involves inserting charge into a second floating-gate 
transistor including a second source, a second drain, and a 
second gate, and the second gate is coupled to a second 
programming capacitor and a second input capacitor. Addi-
tionally, the method for programming a voltage reference 
device involves measuring a reference voltage by determin-
45 illustrates an exemplary embodiment fabricated and charac-
terized in a 0.35 µm CMOS process. 
FIG. 2A provides an illustration of the layout and circuit 
schematic of a pFET floating-gate transistor 205 in a standard 
digital CMOS process as used in an exemplary embodiment 
50 of the voltage reference device 100. As shown in the exem-
plary embodiment in FIG. 2A, the transistor inputs can be 
capacitively coupled through an input capacitor ("C,n") and a 
tuning capacitor ("Ctun"). The configuration of the floating-
gate transistor 205 couple through Cin and Ctun enables the 
55 storage of charge in the floating-gate transistor 205. Floating-
gate transistors such as floating-gate transistor 205, can be 
implemented with theirpolysilicon gate surrounded by a high 
quality insulator such as Si02 . The isolationofthe polysilicon 
gate can deter the leakage of stored charge on the floating-
60 gate, thereby providing non-volatile charge storage capabil-
ity. 
As shown in FIG. 2A, the external inputs of the floating-
gate transistor 205 of an exemplary embodiment of the volt-
age reference device 100 can be capacitively coupled through 
65 an input capacitor C,n to aid in maintaining the non-volatile 
storage of the floating gate. In the exemplary embodiment 
shown in FIG. 2A, the second polysilicon layer can be used 
US 8,054,687 B2 
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primarily to implement the input capacitor. The tunneling 
junction shown in the exemplary embodiment in FIG. 2A to 
the right of the second polysilicon layer can be implemented 
using the gate oxide. Assuming that a charge of Q is stored on 
the floating-gate transistor 205 in an exemplary embodiment, 
the floating-gate voltage, vfg' can be given by: 
(C;n) Q Vfg = - Vg+ -c, c, 
(1) 
where, Cris the total capacitance at the floating-node, and 
Q is the charge stored at the floating-gate node. The effective 
threshold voltage of the device is modified by Q!Cr. 
Programming the floating-gate transistor 205 involves add-
ing or removing charge from the floating-gate thereby modu-
lating the effective threshold voltage of the device. In an 
exemplary embodiment, the voltage reference device 100 can 
be programmed to be completely turned off for all gate volt-
ages or can be programmed to be in the depletion-mode. The 
physical phenomena of hot-electron injection and Fowler-
Nordheim tunneling can be used to modify charge on a float-
ing-gate transistor. Hot-electron injection adds electrons to 
the floating-gate while Fowler-Nordheim tunneling can be 
used to both add and remove electrons depending on the 
polarity of the applied tunneling voltage with respect to the 
floating-gate voltage. 
6 
for the floating-gate transistor 205 can be achieved by apply-
ing a digital high to the programming terminal thereby put-
ting the floating-gate transistor 205 in the program-mode. 
In an exemplary embodiment the programming infrastruc-
ture can be designed such that in program-mode, all the 
floating-gate transistors 205 share the same gate terminal and 
the drainofthe floating-gate transistor ofinterest is connected 
to the external drain pin using digital selection circuitry. In 
this programming mode in an exemplary embodiment, the 
10 drains of the unselected floating-gate transistors 205 can be 
connected to the supply voltage. Additionally, in an exem-
plary embodiment, all the floating-gate transistors 205 can 
share the same tunneling voltage. In this exemplary embodi-
ment configuration, multiple floating-gate transistor 205 can 
15 be programmed with minimum additional pin count. Pins V g' 
V d and V tun can be the minimum required for programming a 
single floating-gate transistor an exemplary embodiment of 
the voltage reference device 100. In some embodiments, mul-
tiple floating-gate transistors 205 require additional digital 
20 signals for drain selection with the pin count minimized using 
a serial interface. 
In an exemplary embodiment of the voltage reference 
device 100, the first step in the hot-electron injection process 
can be the chip ramp up procedure where the supply voltage 
25 is increased to a higher value of around 6.5 V. The bias 
voltages for the exemplary embodiment of the voltage refer-
ence device 100 can be increased with respect to the supply 
voltage as well. Hot-electron injection in an exemplary 
embodiment of the voltage reference device 100 can be In an exemplary embodiment of the voltage reference 
device 100, tunneling can be used as a global erase to remove 
electrons and can be achieved by capacitive coupling through 
C,un by applying a sufficiently high voltage. After a global 
erase, precision programming can be achieved in an exem-
plary embodiment through hot-electron injection by adding 
electrons as required onto the floating-gate transistor 205. 
Programming of the floating-gate transistor of an exemplary 
embodiment of the voltage reference device 100 can be 
achieved by modifying its charge. In an exemplary embodi-
ment, hot-electron injection and Fowler-Nordheim tunneling 
can be used to add and remove electrons from the floating-
gate transistor 205, respectively. In an exemplary embodi-
ment, the injection can be performed with a 3.3 V or more 
drain-to-source voltage across the transistor 205 and tunnel-
ing requires SV or more across the tunneling capacitor for 
0.35 µm CMOS process. In an exemplary embodiment of the 45 
voltage reference device 100, tunneling can be used as a 
global erase and injection can be used for accurate program-
ming. Automatic and precise programming of an exemplary 
embodiment of the voltage reference device 100 can be 
achieved through the algorithm proposed in A. Bandyo- 50 
padyay, G. Serrano, and P. Hasler, "Programmaing analog 
computational elements to 0.2% accuracy over 3.5 decades 
using a predictive method," Proceedings of the International 
Symposium on Circuits and Systems, pp. 2148-2151, May 
2005. 
30 achieved by biasing the floating-gate transistor 205 such that 
a drain current flows through the device and by pulsing the 
drain to a low voltage such that a large source-drain voltage, 
for example and not limitation ofless 3\7, appears across the 
device for a time interval. The number of electrons injected 
35 and hence the change in the drain current is a function of drain 
voltage and pulse interval; these required values are estimated 
from the relationship between the initial drain current and the 
desired target current. After hot-electron injection, the supply 
voltage and all other biases can be restored back to their 
40 normal operating values. In order to obtain a desired pro-
gramming time and accuracy, the hot-electron injection in an 
exemplary embodiment can be characterized for a given pro-
cess. 
Using the characterization results, an automatic program-
ming algorithm can be used in an exemplary embodiment for 
programming. The pulse width can be kept constant through-
out the programming process in an exemplary embodiment. 
For example and not limitation, the pulse width can be held 
constant in an exemplary embodiment at 100 µs. In an exem-
plary embodiment, the voltage reference device 100 can then 
be ramped up and these pulses can then be applied to the 
floating-gate transistor 205 with the algorithm ramping down 
the voltage reference device 100, measuring the drain current 
at the end of each pulse and making changes if necessary to 
55 the source-drain voltage of the next pulse. In an exemplary 
embodiment, the programming algorithm can converge to a 
target current within 0.1 % accuracy in 7-12 pulses. 
FIG. 2B shows the use of multiple floating-gate transistors 
205 in an exemplary embodiment as part of analog circuitry. 
During normal operation, or the run-mode, an exemplary 
embodiment of the voltage reference device 100 can be oper-
ated with a 2.5 V supply voltage and a digital low can be 
applied to the program terminal such that the floating-gate 
transistors 205 are part of the analog circuitry. Programming 
a floating-gate transistor 205 in an exemplary embodiment 
using hot-electron injection can be achieved by first isolating 
the floating-gate transistor 205 from the rest of the circuitry 
such that the drain and gate terminals are accessible exter-
nally. In an exemplary embodiment, this programming mode 
Those of skill in the art will appreciate that some embodi-
ments the programming algorithm can be designed to under-
60 shoot the target, primarily by the amount of measurement 
noise, to guarantee that the injection process does not over-
shoot the target value. Differential floating-gate structures 
can be used in an exemplary embodiment of the voltage 
reference device 100 to correct some overshoot errors by 
65 injecting the other device variability more to correct the error. 
If the value overshoots beyond the accuracy of the target value 
in an exemplary embodiment of the voltage reference device 
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100, the programming step must erase, using electron tunnel-
ing, the programmed values and start over; therefore it is 
advantageous to keep the algorithm from overshooting the 
target. As a benefit of more conservative programming 
approach in an exemplary embodiment towards the target 
current, the algorithm can provide some tolerance with poten-
tial variability of hot-electron injection parameters. The ver-
satility of the programming algorithm provided for an exem-
plary embodiment of the voltage reference device 100, can 
enable the algorithm to work even over the variability some- 10 
times seen in manufacturing. 
Typical temperature coefficients for capacitors can be in 
the 50 ppm/° C. range, and therefore fairly small to first order. 
In an exemplary embodiment, the temperature dependence of 
threshold voltage mismatch (V n-V n) is negligible, because 
it is caused by charge storage imbalance in the oxide; the 
programming of the floating-gate devices directly accounts 
for this effect. 
FIG. 3C illustrates the reference voltage of an exemplary 
embodiment of the voltage reference device 100 in accor-
dance with the present invention. As shown in FIG. 3C, the 
voltage reference of an exemplary embodiment of the voltage 
reference device 100 is dependent primarily on the difference 
of the programmed voltages, as illustrated in FIG. 3C. Fur-
thermore, the temperature dependence of an exemplary 
embodiment of the voltage reference device 100 can be lim-
ited to the weak temperature dependence of K. Thus, an exem-
FIG. 3A shows a conventional bootstrap voltage reference. 
The conventional boostrap reference shown in FIG. 3A pro-
vides a (W/L) ratio of Ml much larger than (W/L) ratio ofM2 
15 
to create an imbalance in the source voltages leading to the 
reference voltage. For the conventional bootstrap circuit 
shown in FIG. 3a, the reference voltage at the source of Ml is 
generated to offset the increased (W /L) ratio of Ml compared 
plary embodiment of the voltage reference device 100 is 
insensitive to temperature to first order, and not proportional 
to temperature like a conventional voltage reference. By 
ratioing Ml and M2 in an exemplary embodiment of the 
voltage reference device 100, one can have an additive Ur 
to M2. For subthreshold currents with no additional transistor 20 
mismatch, vrefis: 
(2) 
where Uris kT/q, resulting ina classic Proportional To Abso-
lute Temperature (PTAT) reference. 
FIG. 3B provides an illustration of an exemplary embodi-
ment of a voltage reference device 100 provided in accor-
dance with the present invention that is programmable. As 
shown in FIG. 3 B, floating-gate transistors Ml and M2 can be 
of equal size in an exemplary embodiment of the voltage 
reference device 100 and create the imbalance in the source 
voltages by programming a difference in the floating-gate 
voltages. Additionally, as shown in FIG. 3B, the exemplary 
embodiment of the voltage reference device 100 can include 
a current minor M3 and M4. The current mirror composed by 
M3 and M4 in an exemplary embodiment of the voltage 
reference device 100 can enable the currents through Ml and 
M2 to be identical, within mismatch effects, for both circuits. 
Thus an exemplary embodiment of the voltage reference 
device 100 utilizes the two currents that are roughly identical, 
andrequiresthatK(VdaVfg-V r)-VsofMl andM2 canremain 
fixed independent whether the MOSFET is operating with 
subthreshold or above-threshold saturated currents. The 
threshold voltage can be defined as V n Vfg as the capacitive 
coupling between the gate, and K as the transistor surface 
potential. Therefore, if K is identical in an exemplary embodi-
ment, ifthe source and well of Ml are tied together for nearly 
identical currents: 
term that can be used to compensate for the resistor tempera-
ture effects. This design provides the flexibility of reprogram-
ming and storing multiple reference voltage or current values 
25 with a low sensitivity to temperature after fabrication with a 
single design. 
FIG. 3D shows the complete circuit for the voltage refer-
ence device 100 in accordance an exemplary embodiment of 
the present invention. The exemplary embodiment of the 
30 voltage reference device 100 shown in FIG. 3D can be 
designed to be a voltage reference with respect to V dd· In an 
alternative embodiment, a ground referenced voltage refer-
ence device 100 can be provided by using nFET floating-gate 
transistors and utilizing indirect floating-gate programming 
35 techniques. FIG. 3D illustrates the complete circuit for an 
exemplary embodiment of the voltage reference device 100, 
including the transmission gates required to put this circuit 
into a standard programming infrastructure; if programming 
is already being used on the IC, then this voltage reference 
40 device 100 can require negligible amount of additional cir-
cuitry for programming. Further, switching the device from 
program mode (prog=l) to run mode (prog=O) can provide a 
stable startup condition for this exemplary embodiment of the 
voltage reference device 100 by providing sufficient current 
45 to operate in the desired stable state, and therefore no addi-
tional startup circuit is required assuming a power-on reset 
supplies a signal to the prog line. 
FIG. 4A provides a schematic of an exemplary embodi-
ment of the voltage reference device 100. FIG. 4B shows a 
50 plot of the programmed reference voltage as a function of the 
threshold voltage difference between transistors M2 and Ml 
of an exemplary embodiment of the voltage reference device 
100 for voltages ranging from 50 m V to 500 m V. The plot is 
linear with a slope of the K of the pFET devices. 
(3) 55 FIG. 4C an exemplary embodiment of the voltage refer-
ence device 100 with the reference voltage programmed in 
steps of 1 mV from a value of0.25V to 0.26\7, as well as the 
resulting typical errors (measured value-target value). As 
shown in FIG. 4C, the maximum deviation error provided by 
an exemplary embodiment of the voltage reference device 
100 is around ±40 µ V. Thus, an exemplary embodiment of the 
where we program vfg2' vfgl by setting the charge on these 
floating-gate nodes resulting in: 
Qm2 -Qm! 
Vfg2 - Vfg! = __ C_r_ 
(4) 60 
where QMl and QM2 are the charges on the floating-gate 
node corresponding to Ml ad M2, respectively, and Cr is 
assumed to be matched for both floating-gate devices in an 
exemplary embodiment. 
voltage reference device 100 demonstrates the high accuracy 
resulting from the programmable nature of the voltage refer-
ence device 100. The diagram provided in FIG. 4C illustrates 
65 the change of the floating-gate voltage, which is due to pro-
grammed floating-gate charge, as a change in the threshold 
voltage between the two floating-gate transistors. This differ-
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ence in threshold voltages would be the difference between 
the two floating-gate voltages. Those of skill in the art can 
appreciate that one can consider a floating-gate transistor to 
be similar to a standard CMOS transistor with a program-
mable threshold voltage. 
The data in FIG. 4C is one typical representative plot of an 
exemplary embodiment of the voltage reference device 100. 
10 
ming of the ratio of the output current(s ). For example and not 
limitation, a current mirror in an exemplary embodiment of 
the voltage reference device 100 can be programmed with an 
exact gain equal to 1 over a wide temperature range by pro-
gramming out the threshold voltage mismatch contributions. 
Those of skill in the art will appreciate that one can easily 
achieve different gains by altering the ratio of the size of the 
transistors. In an exemplary embodiment of the voltage ref-
erence device 100 in which a difference of charge is pro-
In alternative embodiments, moving the voltage reference 
from 50 m V to 600 m V can result in smaller errors in the 
reference voltage. 
FIG. 5 illustrates the output of an exemplary embodiment 
10 grammed in the floating-gate current mirror (progranmiing a 
gain A in the current mirror), then the temperature depen-
dence for subthreshold currents follows the relationship: of the voltage reference device 100 being switched between 
program mode and run mode. As shown in FIG. 5, the output 
reference voltage of an exemplary embodiment of the voltage 
reference device 100 can return to the same reference voltage 15 
each time the reference 100 is switched back into run mode. 
An exemplary embodiment of the voltage reference device 
100 provides a relatively small overall size, which can enable 
many references 100 to be used on a single IC. The program-
ming infrastructure of an exemplary embodiment of the volt- 20 
age reference device 100 can provide a current (or sometimes 
voltage) measurement circuit. Furthermore, an exemplary 
embodiment of the voltage reference device 100 can include 
the infrastructure to apply the resulting gate and drain volt-
ages during progranmiing, the circuitry or state machine to 25 
determine the size of the drain voltage pulse during injection, 
and potentially the circuitry to supply the higher program-
ming voltages. For example, and not limitation, when ported 
to a 0.35 µm CMOS process these additional components can 
consumes less than 1 mm2 area for programming thousands 30 
of floating-gate devices. 
In some embodiments, the voltage reference device 100 
depicted in FIG. 3B can be used as a current reference utiliz-
ing the resulting reference voltage across a linear or nonlinear 
load resistor. As shown in FIG. 3B, this load device can be 35 
configured as part of an exemplary embodiment of the voltage 
reference device 100. The resulting reference current, set to 
Vre)Rl, can be mirrored out to a number of circuits using 
either floating-gate or non-floating-gate current mirrors. 
To 
A(T) =AT 
where the nominal gain (A0 ) occurs at the nominal tempera-
ture (T 0). For a current minor, programming with subthresh-
old currents show the strongest temperature dependence in 
this topology. For example, for device operation over a -40° 
C. to 120° C. temperature range, A(T) varies roughly 4% for 
AO of 1.2, 0.4% for AO of 1.02, 14% for AO of2, and 51 % for 
AO of 8. The mismatched non-floating-gate current mirror 
creates a similar temperature dependence. 
A significant advancement presented by an exemplary 
embodiment of the voltage reference device 100 in an accor-
dance with an exemplary embodiment of the present inven-
tion, is that the non-volatile memory of the floating-gate 
transistors 205 exhibit low long-term drift. More particularly, 
floating-gate transistors 205 exhibit good long-term retention 
due to the fact that the floating-gate can be almost completely 
surrounded by Si02 . Those of skill in the art will appreciate 
that some negligible charge loss can occur in floating-gate 
transistors due to the phenomenon of thermionic emission. 
The amount of charge lost is a function of both temperature 
and time and is given by: 
Q(t) = exp[-tv ·exp(- !/JB )] 
Q(O) kT 
(5) 
where, Q(O) is the initial charge on the floating-gate, Q(t) is 
the floating-gate charge at time t, vis the relaxation frequency 
of electrons in poly-silicon, cjJB is the Si-Si02 barrier poten-
tial, k is the Boltzmann's constant and T is the temperature in 
Kelvins. Those of skill in the art will appreciate that the above 
equation shows floating-gate charge loss is a slow process that 
FIG. 6 provides an illustration of the reference current ofan 40 
exemplary embodiment of the voltage reference device 100. 
The data set illustrated in FIG. 6 provides the reference cur-
rent of an exemplary embodiment of the voltage reference 
device 100 measured at Rl on the reference 100, versus the 
programmed difference in charge, shown through the effec- 45 
tive difference in threshold voltages. The current through this 
circuit can be determined by the resistor size and can be 
directly proportional to V refi and not proportional to UT ( SUb-
threshold bias currents), as typical for conventional reference 
devices. 50 can be accelerate at high temperatures. Ignoring threshold 
voltage mismatch and K mismatch we get from (3) and ( 4): The temperature dependence of an exemplary embodiment 
of the voltage reference device 100 is primarily made up of 
the temperature dependence of the resistor or resulting load 
element configured with the reference 100 circuit. In an 
exemplary embodiment of the voltage reference device 100, 55 
the temperature coefficients of a polysilicion or active diffu-
sion resistor can be in the range of 1000 to 1500 ppm/° C. In 
some embodiments, on-chip resistor value could change by 
20% between production runs. This variation in resistor value 
may have a negligible effect on the reference voltage, but can 60 
directly change the reference current proportionally by the 
resistor value change. Those of skill in the art will appreciate 
that this variation can be overcome by measuring the resulting 
reference current and programming a small change to achieve 
the desired reference current. 65 
In an exemplary embodiment of the voltage reference 
device 100, the floating-gate current mirrors enable program-
K 
V,_1(t) = Cr (Qm2(t) - Qm1 (t)) 
(6) 
V,_1 (t) = V,_1 (0)exp[-tv·exp(-k~)] 
In an exemplary embodiment, the measured voltage of the 
voltage reference device 100 is proportional to the charge 
difference between the floating-gate transistors. Furthermore, 
a fractional change in an exemplary embodiment of the volt-
age reference device 100 will be equal to the fractional 
change in charge of the floating-gate. 
Table I below provides data obtained from an exemplary 
embodiment of the voltage reference device 100 relating to 
reference voltage drift. 



















subthreshold: r0 = --, anr 
KIC0 v 
(Von)( Cr) abovethreshold: r0 = 2 - -Kl C0 v 
(7) 
where Von is the above threshold overdrive voltage. Since the 
overlap capacitance effects are smaller than the channel 
10 length modulation effects, vrefvaries with vdd in the exem-
plary embodiment as: 
(8) 
As shown in Table 1, an exemplary embodiment of the volt-
age reference device 100 illustrates very little drift. For 
example, and not limitation, values for v and cjJB were found 
to be 55 ms- 1 and 0.618 eV respectively. A 400 µV drift over 
15 
a period of 10 years at 25° C. can be estimated based on an 
extrapolation of equation (5). 
FIG. 7A shows Vreffor an exemplary embodiment of the 
voltage reference device 100 held at 125° C. for a period of 
approximately 450 hrs with the voltage reference device 100 
20 
powered to Vdi=2.5V) and the rest of the programming 
circuitry disabled. As shown in FIG. 7A, the exemplary 
embodiment of the voltage reference device 100 exhibited a 
net change of 400 µ V. This powered test over 450 hrs at higher 
temperature (125° C.), which is equivalent, assuming accel-
25 
erated temperature measurements, to 10 years powered at 38° 
The measured power-supply rejection can be consistent with 
the ratio of the overlap capacitance to the total floating-gate 
capacitance for this exemplary embodiment of the voltage 
reference device 100. This line regulation is often not suffi-
cient in many applications but can often be easily improved, 
by the gain of a transistor (gsr
0
) by cascading the non float-
ing-gate current minor, which has no impact on the zeroth 
order behavior on the reference voltage. 
The required headroom for this exemplary embodiment of 
the voltage reference device 100 requires that M3 have suffi-
cient drain-to-source voltage to remain in saturation, plus the 
Ml gate voltage required to support the bias current, plus V ref' 
C. The inset illustrated in FIG. 7A shows the same data on a 
logarithmic scale. 
FIG. 7B shows Vreffor an exemplary embodiment of the 
voltage reference device 100 held at 25° C. for a period of 
approximately 100 hrs. As illustrated in FIG. 7B, the exem-
plary embodiment of the voltage reference device 100 illus-
trates a negligible change in the reference voltage over this 
100 hour period. 
FIG. 8 shows low-frequency measurements of the refer-
ence voltage of an exemplary embodiment of the voltage 
reference device 100 versus power-supply voltage. As is typi-
cal with floating-gate reference circuits, the lowest power-
supply rejection occurs at or near DC operation, and often 
improves with increasing frequency. As shown in FIG. 8, the 
Power-Supply Rejection Ratio (PSRR) for this exemplary 
embodiment of the voltage reference device 100 was mea-
sured as -35 dB, with the resulting power supply sensitivity, 
defined as percentage change in the reference output voltage 
to percentage change in the power supply voltage, measured 
at 11 % for a 521 m V reference. Total output noise for this 
exemplary embodiment of the voltage reference device 100 
was measured as roughly 20 µ V rms of noise which was nearly 
constant 200 n V /rtHz when viewed over a 10 kHz bandwidth. 
The following paragraphs describe the analytical analysis of 
these elements, as well as discussion on modifying this design 
for desired specifications. 
FIGS. 9A and 9B show an exemplary embodiment of the 
voltage reference device 100. For the exemplary embodiment 
of the voltage reference device 100 shown in FIG. 9(a), Vrefi 
which also sets the bias current, depends upon power supply 
(Vdd) as: 
where gs3 is the source conductance of M3, r03 is the drain 
resistance of M3, and we assume M3 and M4 are matched 
devices. Given that M3 and M4 are floating-gate devices, the 
overlap capacitance decreases the drain resistance through 
feedback to the gate terminal as: 
30 For subthreshold bias currents, the drain-to-source voltage 
required for M3 of an exemplary embodiment of the voltage 
reference device 100 should be greater than 100 m V ( 4 Ur)· 
For example, and not limitation, a V dd= 1 V can provide proper 
operation for an exemplary embodiment of the voltage refer-
35 ence device 100 with 30 nA bias current in a 0.35 µm CMOS 
process for v ref of 400 ill v (or less). 
For above-threshold bias currents, M3 drain-to-source 
voltage can be greater than the transistor overdrive voltage, 
Ml gate voltage can be greater than a threshold voltage and 
40 transistor overdrive voltage. For a reference with 200 m V gate 
overdrive voltage (V ro at 0.6V), with V dd=l.5\7, we get 
proper operation for a reference for Vrefof 500 mV (or less). 
FIG. 9C shows an exemplary embodiment of the voltage 
reference device 100 that provides an improved PSRR by 
45 adding cascade transistors to M3 and M4, which result in 
higher output resistances for these elements by a factor of the 
maximum gain of that transistor. Cascade transistors require 
bias voltage, which is often achieved at the cost of additional 
headroom. Cascades can be programmed as well if desired to 
50 further account for mismatch, as similar to the folded cascade 
amplifier we presented previously, but the overlap capaci-
tance can decrease some of the improvement by using this 
topology. Ifwe use similar floating-gate devices to M3 and 
M4 for the cascade devices, M3a and M4a, respectively, then 
55 we get 
60 
(9) 
for similar devices used in this circuit, the PSRR would 
increase to 70 dB from 35 dB. We can increase Cr relative to 
C
0
v, costing additional area, as well as keeping floating-gate 
65 MOSFET devices to the minimum necessary width, thereby 
minimizing cov· The resulting effect on the biasing would, in 
the best biasing case (which is achievable through program-
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ming), increase the required V dd by 100 m V (subthreshold) or 
a transistor overdrive voltage (above-threshold). 
In an exemplary embodiment, similar small-signal tech-
niques to equation (9) can be used to analytically compute 
V ref noise levels. Thus, the resulting noise from the transistors 
in an exemplary embodiment can be computed as: 
14 
C.), while a mm1mum sensitivity of 10 µV/° C. can be 
obtained for the exemplary embodiment with V ref=O. l V (100 
pprn/° C.). For the exemplary embodiment of the voltage 
reference device 100 with a vref=0.4\7, the reference displays 
a temperature coefficient of 53 µV/° C. (133 pprn/° C.). 
By relying on equations (3) and ( 4 ), it has been determine 
that the temperature sensitivity of some embodiments of the 
voltage reference device 100 can come from capacitor sensi-
A 2 (7~ + j~ + j~ + l!) 
vref = ---g-,,--
Where Il, I2, 13, and I4 are the noise sources generated by 
Ml, M2, M3, andM4, respectively.As all transistors can have 
an equal bias current in an exemplary embodiment, each 
element can contribute an equal amount of thermal noise. The 
thermal noise of an exemplary embodiment can be modeled 
in an exemplary embodiment as I3 
2 =2qI6,asli.f for each satu-
rated device. In an exemplary embodiment in which all four 
transistors are operated with subthreshold currents, the result-
ing noise including the resistor noise (I6 ,as =Vre)Rl) is: 
10 tivity with temperature, K sensitivity with temperature, or K 
mismatch, which introduces additional terms into equation 
(3). As all of these terms have small temperature dependen-
cies, the result can be the temperature effects of these physical 
terms. For example, and not limitation, double poly capaci-
15 tors typically have temperature sensitivities in the range of20 
ppm, so initially one would expect these terms to have small 
effect. The ratio of the oxide capacitances in K and CT can 
have an equal to lower temperature dependence. Therefore, 
the temperature dependence in some embodiments of the 
20 voltage reference device 100 can result from the temperature 
sensitivity of the depletion capacitance (CD). 
In an exemplary embodiment, K is the capacitive voltage 
divider formed by the series combination of the oxide capaci-
A2 
vref = (
2Ur ) 4q!:.fR!Ur - + 1 , 
Vref 
In an exemplary embodiment in which all four transistors are 
operated with above threshold currents, the resulting noise is: 
25 tance (C
0
x) and Cn that couples the gate (and substrate) volt-
age into the surface potential (IP). Using a MOS capacitor 
formulation we get the depletion capacitance in subthreshold 
region (defined as a few UT away from flatband (Vfg) and 








For exemplary embodiments in subthreshold operation, the 
resistor noise tends to dominate the noise performance, par-
ticularly for larger V ref' For exemplary embodiments in above 
threshold operation, the result is a combination of transistor 
and resistor noise, depending upon the transistor sizing. In an 40 
exemplary embodiment with a measured noise level with 
R1=150 kQ (somewhat above-threshold biasing currents), 
the thermal noise consisted of 85% of the measured noise 
(measured from lOHzto lOkHz). Theremainingnoiseinthis 
exemplary embodiment can come from 1/f noise, with a noise 45 
corner of 200 Hz. Those of skill in the art will appreciate that 
1/fnoise can be reduced by increasing the active area of the 
transistors. 
FIG. lOA shows experimental results for the temperature 
dependence of an exemplary embodiment of the voltage ref- 50 
erence device 100. The exemplary embodiment of the voltage 
reference device 100 used to generate the results graphed in 
FIG. lOA was programmed to five different values (@40° C.) 
ranging from 100 mV to 500 mV and measured across tem-
perature from -60° C. to 140° C. A more detailed behavior is 55 
provided in FIG. lOA, illustrating the temperature depen-
dence ofVref=0.4V is shown. As shown in FIG. lOA, the plot 
of exemplary embodiment of the voltage reference device 100 
with temperature can be linear over the -60° C. to 140° C. 
temperature range. FIG. lOB shows additional experimental 60 
results for the temperature dependence of an exemplary 
embodiment of the voltage reference device 100. 
FIG. lOB shows the temperature sensitivity against Vrefof 
an exemplary embodiment of the voltage reference device 
100 of the data shown in the previous plots. As shown in FIG. 65 
lOB, a maximum sensitivity of 110 µV/° C. can be obtained 
for the exemplary embodiment with vref=0.6 v (183 pprn/0 
q Esi NA 
'!'-Ur ' 
(10) 
where NA is the nFET substrate doping. Taking a typical 1P 
for a 1 to 10 nA current (1P""0.5V), the CD temperature 
change is 94 ppm/° C., resulting in a K temperature change 
less than 28 ppm/° C.; the temperature dependence of this 
system is small. If the source voltage is not at the substrate 
potential, the variation in CD is even lower. The depletion 
capacitance in above threshold region has minimal change 
from its value at VT due to the small change in hi; therefore 
we model CD as 
(11) 
where <Pf, the Fermi potential of the bulk, is UTln(NA/ni) that 
yields 2<I>f=Eg-UTln(NCNV/NA), where Eg is the bandgap 
voltage, ni is the intrinsic carrier concentration, and NC,NV 
are related to the density of states in the conduction and 
valence bands, respectively. 
Recall that VT=Vfb+2<I>f/K; therefore, one expects 2<I>f 
exhibits a linear temperature dependence of-1 m V/° C. to -2 
mV/° C., and VT exhibits a linear temperature dependence 
of -1 mV/° C. to -4 mV/0 C. 
The above-threshold CD temperature dependence is 
roughly 500-700 pprn/° C., resulting in a K dependence of 
60-150 pprn/° C. Also remember that K for above threshold 
currents is an average value over the entire MOS capacitor, 
and therefore the resulting K tends to be predictably higher 
than the subthreshold levels would predict. 
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Further, we consider the effect of mismatched values of K 
between our two devices. Modifying (3) for a mismatch in K, 
yields the expression 
Vrerk2(Vfg!-Vfg2+ Vfg1-VFB2)-!1k(Vdr Vfg!-VJb1) (12) 
where li.K=Kl-K2, and remembering that VTl=Vfbl+ 
2<I>f/Kl, and VT2=Vfb2+2<I>f/K2. All voltages are tempera-
ture independent or very weakly temperature dependent (flat-
band voltages, Vfbl and Vfb2); therefore the temperature 
dependence comes from t and capacitor shifts. For our device, 
10 
Ml and M2 have the same well terminal (V dd), roughly 
same bias current, but different source voltages; therefore one 
might expect that the resulting values for K would be different 15 
due to the different size depletion regions. 
Cm= 
CD2 = 
q Esi NA 





The temperature sensitivity would decrease by a factor of2 
(in ppm/° C.) by connecting the well terminal to the reference 
voltage for Ml, and makes the variability much less depen-
dent on Vref. Using floating-gate pFET devices, this result is 
a tradeoffbetween smaller reference area and improved tem-
perature sensitivity. Using floating-gate nFET devices, pro-
grammed using indirect progranmiing schemes, the option of 
tying Vrefto the bulk voltage is usually not available; there-
fore, this reference shows the performance achieved by this 
scenano. 
We herein present a compact, programmable voltage or 
current reference circuit that exhibits a low temperature co-
efficient. We present a programmable reference occupying 
0.0022 mm2 (52 µmx42 µm) (excluding buffers) area in a 
0.35 µm CMOS technology. 
FIG. 1 shows the die micrograph of the voltage reference 
device 100 fabricated in a 0.35 µm CMOS technology. The 
small significant area enables applications that require a num-
ber of references on chip. Table II below summarizes the 
performance of the proposed reference circuitry. The refer-
ence circuitry has been progranmied to output voltages from 
50 µV to 0.6V (and wider ranges are possible), thereby dem-
Therefore, the temperature dependence gives 
25 onstrating the programmable nature of reference circuit to 40 
µ V accuracy that simultaneously is insensitive to temperature 
effects. 
Vrel = k1(V1g1 - Vlg2 + VFB1 - VFB2) -(~ - 1) 
(
1 -
1 Jcvdd - Vig! - VFBil 
~ 1 + (Vre1)/(2<1>1) 
the first term is the mismatch independent terms (in bias 
voltage); the second term results from bias-dependent mis-
match ofK. FIG. lOb shows the experimental measurements 
of the temperature effects along with the analytical model 
described above. We see good agreement between the mod-
els; we see that having the well terminal tied to Vdd gives 
temperature dependences of 100 ppm/° C. to 183 ppm/° C., 
where we would predict a Vref independent temperature 




One could also model non-bias-dependent mismatch ofK, 
but typically K matches better than 1 % even for small MOS- 45 
FET transistors. Further, mismatches between the current 
minor flatband voltages, also reflect directly into the differ-
ence of flatband voltages; for subthreshold operation, we have 
a ratio of K between nFETs and pFETs, where for above-
threshold operation we have the ratio of the mobilities *(W /L) 50 
of the devices between the nFET and pFET devices. 
In general, transistor size dimensions are much smaller 
than threshold voltage mismatch effects, whether subthresh-
old or low-overdrive above-threshold operation. When using 
subthreshold bias current, one achieves a significantly 55 
smaller temperature effect, described by 
TABLE II 
SUMMARY OF REFERENCE PERFORMANCE 
Parameter Value 
Supply Voltage 2.5V 
Technology 0.35 µrn CMOSV 
Voltage Range 50 mV-600 mV 
Voltage Drift with Temperature 130 ppm/° C. for 0.4 V reference 
Initial Accuracy ±40µW 
Power Dissipation (Vref= 0.5 V) 50µW 
Area 52 µrn x 42 µrn 
Over the 50 µV to 0.6 V programmed voltage range, the 
reference temperature sensitivity is less than 100 µ V /0 C. and 
180 ppm° C. over a 200° C. range. The long-term drift in the 
programmed value is negligible on account of the excellent 
charge retention capabilities of floating-gate transistors. A 
worst case voltage drift of 400 µ V over a period of 10 years at 
25° C. has been extrapolated from accelerated life-time tests. 
Overall chip performance is summarized and compared 
against reported voltage references in Table III below. The 
required area for this reference circuit is significantly smaller 
than other references reported, whether fixed or program-
mable, enabling many references to be utilized on an IC, 
consistent with large-scale analog integration. From the table, 




Jcvdd - Vig! - VFB1); 
~ 1 + (Vrel) /('I' - Ur) 
60 we offer a fixed reference value based on device parameters 
were trimming is required. A progranmiable reference based 
on charge is used in the prior art, although temperature ref-
erence data is only reported for two programmed points, 
1.25V and 5V on ICs optimized for these operating points. 
therefore one would ideally like to operate these references 
with subthreshold currents through the floating-gate devices 
whenever possible. 
65 Unlike the prior art, the proposed reference easily scales 
across process, can be easily programmed over a range of 
voltages (and currents), and allows for low voltage supply. 


























Comparison ofVoltage References 
This Work 
Floating-Gate 
0.35 µrn CMOS 
2.5V 
[50 mV-600 mV] measured 
[100 ppm/° C.-183 ppm/° C.] 
(Vref~ [50 mV-600 mV]) 
-60 to 140° C. 
400 ppm 
±40µV 
25 µW (5 µA bias) 
(Vref~ 0.5 V) 
0.0022 mm2 
Leung et al. (22) 




36.9 ppm/° C. 
(trim) 




(VPP ~ 1.4 V) 
0.55 mm2 
Ahuja et al. 
Leung et al. (23) Buck et al. (24) (25) 
CMOS Bandgap Bandgap without Floating-Gate 
Resistors 
0.6 µrn CMOS 0.6 µrn CMOS 1.5 µrn CMOS 
0.98V 3.7V 2.7V 
fixed-603 mV fixed-1.1195 V 1.25V,5V 
measured 
15 ppm/0 c. 134ppm/° C. <1 ppm/0 c. 






modifications, additions, and deletions can be made therein 
without departing from the spirit and scope of the invention 
and its equivalents as set forth in the following claims. 
What is claimed is: 
1. A voltage reference device comprising: 
a first floating-gate transistor including a first source, a first 
drain, and a first gate, wherein the first gate is coupled to 
a first programming capacitor and a first input capacitor; 
a second floating-gate transistor including a second source, 
a second drain, and a second gate, wherein the second 
gate is coupled to a second programming capacitor and 
a second input capacitor; 
wherein a charge difference between the first floating-gate 
transistor and the second floating-gate transistor is a 
reference voltage; and 
wherein the first drain and the first gate of the first floating-
gate transistor and the second drain and the second gate 
of the second floating-gate transistor are enabled to be 
connected to a functional circuit for run-mode opera-
tion; 
wherein the first drain and the first gate of the first floating-
gate transistor and the second drain and the second gate 
of the second floating-gate transistor are enabled to be 
isolated from the functional circuit and connected to a 
programming circuit for programming. 
2. The voltage reference device of claim 1, wherein the 




Voltage Drift @ 
10 years 
0 to 100° C. 
NA 
0 to 70° C. 
NA 
only) 
-40 to 85° C. 
<lOOOppm 
3. The voltage reference device of claim 2, wherein the 
30 reference voltage can be further modified by programming 














4. The voltage reference device of claim 1, wherein the first 
floating-gate transistor is enabled to be programmed by 
applying a hot-electron injection to the first gate. 
5. The voltage reference device of claim 1, wherein the first 
floating-gate transistor is enabled to be programmed by 
applying a Fowler-Nordheim tunneling voltage to the first 
gate. 
6. The voltage reference device of claim 5, wherein the 
40 application of a Fowler-Nordheim tunneling voltage to first 
floating-gate transistor can erase a charge on the first floating-
gate transistor. 
With the recent trends in transistor scaling, the need for 
sub-1 V reference voltages with low temperature sensitivity 
and high initial accuracy is growing. In CMOS technology, 
the bandgap voltage reference implemented using parasitic 
bipolar junction transistors (BJTs) is the popular choice for 
implementing a voltage reference. The bandgap reference 
provides a stable known reference voltage, namely the energy 
bandgap of silicon. Typically, the bandgap reference is 
designed to achieve a first-order temperature cancellation that 
gives a zero temperature coefficient at a particular tempera-
ture. Mismatch between design components are corrected 
using a post-fabrication trim procedure while higher order 
temperature effects are reduced for by using schemes such as 
curvature correction. Although the bandgap reference is 50 
attractive and provides temperature coefficients in the range 
7. The voltage reference device of claim 1, wherein the 
voltage reference device is enabled to provide the reference 
45 voltage with a value less than 1 volt. 
of 25-50 ppm/° C., it restricts the reference voltage to that of 
the energy bandgap of silicon ("" 1.25 V) which is undesirable 
from the viewpoint of a sub-1 V reference. Several techniques 
have been proposed for modifying the bandgap reference 55 
voltage to provide voltages less than the bandgap voltage of 
silicon. A known structure uses native nMOS transistors 
while those in other known structures are architectures that 
avoid low-threshold voltage devices. 
In all these structures, the reference voltage is scaled using 60 
a ratio ofresistors. These architectures require matched resis-
tors with mismatch being addressed at the expense of area and 
costly post-fabrication schemes such as laser trimming. Also, 
all the above schemes restrict the output voltage to a single 
value that is set during the design phase. 
While the invention has been disclosed in its preferred 
forms, it will be apparent to those skilled in the art that many 
65 
8. A method of programming a voltage reference device, 
comprising: 
inserting charge into a first floating-gate transistor includ-
ing a first source, a first drain, and a first gate, wherein 
the first gate is coupled to a first programming capacitor 
and a first input capacitor while the first drain and the 
first gate of the first floating-gate transistor is isolated 
from the functional circuit and connected to a program-
ming circuit; 
inserting charge into a second floating-gate transistor 
including a second source, a second drain, and a second 
gate, wherein the second gate is coupled to a second 
programming capacitor and a second input capacitor 
while the second drain and the second gate of the second 
floating-gate transistor is isolated from the functional 
circuit and connected to a programming circuit; and 
measuring a reference voltage by determining a charge 
difference between the first floating-gate transistor and 
the second floating-gate transistor while the first floating 
gate transistor and the second drain and the second gate 
of the second floating-gate transistor are connected to a 
functional circuit for run-mode operation. 
US 8,054,687 B2 
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9. The method of programming a voltage reference device 
of claim 8, wherein the reference voltage can be modified by 
inserting additional charge or removing charge from the first 
floating-gate transistor. 
10. The method of programming a voltage reference device 
of claim 9, wherein the reference voltage can be further modi-
fied by inserting additional charge or removing charge from 
the second floating-gate transistor. 
11. The method of programming a voltage reference device 
of claim 8, wherein inserting charge involves applying a 10 
hot-electron injection to the first gate and the second gate. 
12. The method of programming a voltage reference device 
of claim 8, further comprising the step of erasing the charge 
on the first floating-gate transistor by applying a Fowler-
Nordheim tunneling voltage to the first gate. 15 
13. The method of programming a voltage reference device 
of claim 8, further comprising the step of erasing the charge 
on the second floating-gate transistor by applying a Fowler-
Nordheim tunneling voltage to the second gate. 
14. The method of programming a voltage reference device 20 
of claim 8, wherein inserting the charge in the first floating-
gate transistor and second floating-gate transistor can be 
down with accuracy with the value of the reference voltage 
being less than 1 volt. 
15. A circuit comprising: 25 
a first transistor comprising a first source, a first drain, and 
a first gate; 
a second transistor comprising a second source, a second 
drain, and a second gate; 
a third transistor comprising a third source, a third drain, 30 
and a third gate; 
a fourth transistor comprising a fourth source, a fourth 
drain, and a fourth gate; 
a first resistor coupled between the first source of the first 
transistor and a voltage source; 35 
a first capacitor coupled between a tunneling voltage and 
the first gate of the first transistor; 
a second capacitor coupled between the first gate of the first 
transistor and a first node; 
a third capacitor coupled between the first node and the 40 
second gate of the second transistor; 
a fourth capacitor coupled between the second gate of the 
second transistor and the tunneling voltage; 
20 
the voltage source coupled to the second source of the 
second transistor; 
the second drain of the second transistor coupled to the first 
node and the fourth drain of the fourth transistor; 
the third source of the third transistor coupled to a ground 
source; 
the third gate of the third transistor coupled to fourth gate of 
the fourth transistor, the first drain of the first transistor, 
and the third drain of the third transistor; and 
the fourth source of the fourth transistor coupled to the 
ground source. 
16. The circuit according to claim 15, wherein the first, 
second, third and fourth gates of the first, second, third and 
fourth transistors are floating gates. 
17. A reference device comprising: 
a first floating-gate transistor including a first source, a first 
drain, and a first gate, wherein the first gate is coupled to 
a first programming capacitor and a first input capacitor; 
a second floating-gate transistor including a second source, 
a second drain, and a second gate, wherein the second 
gate is coupled to a second programming capacitor and 
a second input capacitor; and 
wherein a charge difference between the first floating-gate 
transistor and the second floating-gate transistor is a 
reference voltage; 
wherein the first drain and the first gate of the first floating-
gate transistor and the second drain and the second gate 
of the second floating-gate transistor are enabled to be 
connected to a functional circuit for run-mode opera-
tion; 
wherein the first drain and the first gate of the first floating-
gate transistor and the second drain and the second gate 
of the second floating-gate transistor are enabled to be 
isolated from the functional circuit and connected to a 
programming circuit for programming; and 
wherein a current reference can be determined by loading 
a first resistor with the reference voltage. 
18. The reference device of claim 17, wherein the reference 
current can be mirrored out to a plurality of circuits using a 
plurality of floating-gate transistor based current mirrors. 
* * * * * 
